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ABSTRACT 
 
 Advances in integrated circuit design and packaging techniques have introduced new 
ESD-susceptible (Electrostatic Discharge) circuit interfaces.  This document will introduce these 
interfaces and the methods that were used to investigate their ESD robustness.  Two test chips 
were designed to aid the analysis.  The specialized design choices that allow for distinguishing 
between multiple failure locations are thoroughly illustrated.  The testing plan is detailed and the 
test chip measurement results are analyzed.  The results will compare different ESD protection 
techniques and illustrate the importance of having ESD protection at these interfaces.  The 
results will also show how some interfaces are inherently more robust than others during a CDM 
(Charged Device Model) event.  Finally, the effects on the intensity of the CDM stress based on 
single-die or stacked-die packages will be compared. 
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CHAPTER 1  
INTRODUCTION 
 
As semiconductor technology progresses and IC (Integrated Circuit) feature sizes are 
scaled to increase transistor performance, ESD (Electrostatic Discharge) remains a limiting 
factor for the survival of ICs.  In addition to pure scaling, changes are being made in how ICs are 
assembled and designed.  In the quest for increased performance in a small footprint, companies 
have adopted SoC (System on a Chip) and SiP (System in a Package) chip designs.  These chip 
designs introduce new interfaces that may be susceptible to ESD events that create chip failures.  
These interfaces must be examined and the proper type of ESD protection must be determined. 
1.1 General ESD Information  
 
 ESD (Electrostatic Discharge) events may lead to failures in integrated circuits.  There 
are several models that are used to mimic these real-life events so products may be designed and 
tested to withstand these events.  The three most common component-level models are HBM 
(Human Body Model), MM (Machine Model), and CDM (Charged Device Model).  
 The HBM represents the stress that occurs when a charged human touches an IC pin. 
 The schematic of this model is shown in Figure 1.1 and the corresponding stress waveform is 
shown in Figure 1.2.  In addition to using an HBM tester to evaluate ICs, TLP (Transmission 
Line Pulse) [1], [2] testing may be used to produce similar failures [3] and may be used at the 
wafer level.  A typical TLP system is depicted in Figure 1.3.  
 The MM represents a charged conductive object coming in contact with an IC pin.  The 
corresponding schematic and waveform are shown in Figure 1.4 and Figure 1.5, respectively. 
 This stress normally produces failures similar to HBM but at a lower precharge voltage level.  It 
is not as prevalent as the other two models in testing today.  
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 The last model is the CDM.  This produces a stress pulse that has a faster rise time and 
shorter duration than the other models.  A CDM event occurs when the IC itself becomes 
charged and comes in contact with a grounded object.  A typical CDM tester setup is shown in 
Figure 1.6 and a typical waveform is shown in Figure 1.7.  Some CDM testers currently are 
impaired by the lack of reproducibility in the discharge waveforms [4].  Several new CDM 
testers are being proposed to resolve this problem [5], [6].  Similar to HBM events, there are also 
wafer-level testing methods that may be used to help characterize circuits on the CDM time scale 
[7], [8].  One method is a VF-TLP (Very Fast TLP) system [9], [10].  This system is the same 
type as the TLP system but with a faster rise time and shorter pulse width.   
 While HBM has historically been a major concern, CDM events have become a more 
significant factor in failures [11], [12].  It has also been shown that, due to the duration and 
current levels present during a CDM event, the most common failure location is the gate oxide of 
transistors [12].  
 
1.2 Protection Devices 
 
 There are many ways to protect circuits from ESD events.  The protection scheme varies 
with technology, pin type, and required ESD protection level.  Two common protection networks 
are a dual diode setup, Figure 1.8, and a local clamp setup, Figure 1.9.  These protection 
networks create a robust path for the ESD discharge between any combination of pins.  
 This work utilizes a variety of ESD protection devices.  The following introduces these 
devices and how they work.  The first device is a DTSCR (Diode Triggered Silicon Controlled 
Rectifier).  A schematic of this device is shown in Figure 1.10.  The diodes in this structure are 
used to trigger the SCR, which conducts the majority of the current during the ESD event.  The 
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SCR is composed of two bipolar transistors that form a positive feedback loop and create a low 
impedance path between the anode and cathode.  The diodes are used to lower the native trigger 
voltage of the SCR, which may be too high in many applications.  One downside to this device is 
that it inherently has higher leakage current at elevated temperatures than other local clamps, due 
to the diode string [13].  
 The second device is a GGSCR (Grounded Gate SCR), which is very similar to the 
DTSCR, except instead of using a diode string to trigger the SCR, a grounded gate NMOS is 
used.  The schematic is shown in Figure 1.11.  This structure has less leakage current problems 
but requires more attention to the NMOS transistor to ensure that it does not fail during the 
stress.  This failure possibility often requires that the NMOS be silicide blocked. 
 The third device is a GGNMOS (Grounded Gate NMOS).  See Figure 1.12.  This device 
is exactly like the one used to trigger the GGSCR but sized larger to carry the ESD current itself.  
It has a smaller current carrying capability per unit area than the GGSCR.  
 The fourth device is a STNMOS (Substrate Triggered NMOS).  In this variation of the 
GGNMOS, the substrate potential is raised to aid in the triggering of the NMOS.  A schematic of 
this device is shown in Figure 1.13.  By triggering the device through the substrate, the device 
will have more uniform conduction through all of its fingers. 
 The last ESD protection “device” is actually a multi-element circuit that is commonly 
used as a rail clamp.  It consists of an RC (Resistor-Capacitor) timer and a large NMOS to 
conduct the ESD current.  The schematic is seen in Figure 1.14.  The RC time constant is 
adjusted so the clamp triggers during an ESD event but not during power-up or normal 
operation.  While snapback devices such as the SCR carry more current per unit area, this 
NMOS-based rail clamp is not designed to enter the snapback region.  This rail clamp is often 
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considered safer: if a snapback device with lower holding voltage than the power supply triggers 
falsely, latchup will occur and failure will most likely follow.    
 
1.3 Problems of Interest  
 
 As previously mentioned, CDM events are a major cause of failures in ICs today.  The 
rest of this work will focus on this specific ESD event.  It has been shown that many factors can 
contribute to the failure level of an IC during a CDM event.  Several examples are turn-on time 
of ESD protection devices, ESD network topology, package type, and package size [12]. 
 Solutions for external I/Os (Input/Output) have been shown [14].  Figure 1.15 depicts the 
protection technique at the I/O for CDM events.  The primary diode carries the majority of the 
current.  The secondary diodes are small and are used in conjunction with the series resistor to 
ensure the voltage across the input gate stays at an acceptable level. 
 The presented work will focus on other failure location sites that are not as thoroughly 
understood.  These locations exist in SoC and SiP designs.  These design have recently become 
more popular [15], [16], [17].  SoC designs utilize multiple power domains on the same silicon 
die.  The failure site in this case occurs at the interface between the on-chip power domains. 
 This is because the driver and receiver are in different power domains, which increases the 
stress across the receiver.  For example, Figure 1.16 depicts a sample interface circuit with the 
VSS2 pin stressed and the current flow is indicated by the blue arrow.  In this case, the voltage 
across the receiver NMOS has been increased because of the ground bus resistances and the 
diode drop between the ground nets.  This failure has been documented and several solutions 
proposed [18], [19], [20].  However, a systematic way of optimizing the protection at this 
interface has not been shown. 
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 SiP designs have multiple die assembled into a single package.  These die may be 
connected to each other and the package in several different ways.  A few examples are flip chip, 
through silicon vias (TSV), and wire bonding.  This work will help to show what ESD protection 
level is really needed and what some of the important parameters are in determining the required 
protection level. 
 The above goals will be achieved through the fabrication and testing of two different test 
chips specifically designed for ESD evaluation.  This approach is different from the common 
method of using small individual test structures or analyzing failures in products to create ESD 
rules and guidelines.  The dedicated test chips will allow for better analysis of how the chips 
respond, as a whole, to the CDM event and will allow for better comparison with chip-level 
simulations.  The test chips must allow for the determination of all of the failure locations on a 
chip after CDM testing.  The two test chips presented in the next two chapters have been 
specifically designed to allow for the identification of failure sites even after the test chip has 
undergone multiple ESD failures. 
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1.4 Figures 
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Figure 1.1  HBM diagram.  The human is modeled as a 100-pF capacitor and 1.5-kΩ resistor. 
 
 
Figure 1.2 Current waveform of a 500-V precharge HBM discharge into a short. [21] 
 
 
Figure 1.3 TLP system diagram. [2] 
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Figure 1.4  Diagram of MM.  Similar to the HBM but it lacks the large current limiting resistor 
in the discharge path. 
 
 
Figure 1.5  Current waveform of a 500-V precharge MM discharge into a short. [21] 
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Figure 1.6  Diagram of a CDM tester.  Several variations exist; this is one example.  Unlike 
other models, this is considered a single-pin test. 
 
 
Figure 1.7  Current waveform of a 500-V precharge CDM discharge into a short. [21] 
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Figure 1.8  Dual diode-based ESD protection. 
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Figure 1.9  Local clamp-based ESD protection. 
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Figure 1.10  DTSCR schematic.  Number of diodes in string on the left side may be adjusted to 
achieve the desired trigger voltage.  The resistor is a parasitic component of the layout. 
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Figure 1.11  GGSCR schematic.  NMOS of left side of the figure triggers SCR at the desired 
trigger voltage.  Only the resistor on the gate of the NMOS is a physically added resistor. 
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Figure 1.12  GGNMOS schematic.  A resistor may be added between the gate and ground to 
help adjust the trigger voltage.  This change would then be a GCNMOS (Gate Coupled NMOS).  
The resistor on the body is indicating the parasitic well resistance and is not an actual resistor 
placed in the layout of the device.   
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Figure 1.13  STNMOS schematic.  The RC circuit on the right triggers the right NMOS for 
specific rise times on the ESD time scale.  When this NMOS conducts current, it biases the 
substrate of the NMOS on the left with the series resistor.  This biasing will trigger the NMOS 
on the left to enter the snapback region and conduct the majority of the ESD current.  
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Figure 1.14  Rail clamp schematic. 
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Figure 1.15  CDM protection utilizing secondary protection.  Figure is showing an 
implementation with diodes.  However, the same technique may be implemented with a local 
snapback clamp.  A rail clamp is still required but is not shown in this figure. 
 
 
Figure 1.16  Possible failure scenario for a cross-domain interface circuit.  Example stress 
indicated by the blue arrow is a positive VSS2 stress.  The receiver NMOS gate VGS may exceed 
the voltage limit due the extra voltage drops between the gate voltage, which is generated by the 
VDD1 domain, and the source voltage, which is in the VDD2 domain. 
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CHAPTER 2  
SoC CDM TEST CHIP 
 
2.1 Purpose  
 
 The purpose of this test chip is to investigate cross-domain CDM failures in SoC designs 
and possible ESD protection techniques for these failures.  To achieve this goal, a test chip was 
designed with two 1.0-V core domains.  The ESD reliability will be evaluated at the interface 
between these two core domains.  At the external chip interfaces, two 2.5-V I/O domains were 
used.  
 
2.2 Logic  
 
 The chip logic was designed to provide enough redundancy to fully test the chip even 
after multiple ESD failures have occurred.  Potential failure sites were identified based on 
published data and alternate signal paths were designed around these points.  The three most 
likely failure sites in this chip are the inputs, cross-domain interfaces, and the outputs.  These are 
depicted in Figure 2.1 with red X's.  It was also assumed that after CDM testing, at least one 
input and one output would be working for functional testing of the cross-domain circuits.  This 
assumption was supported by requiring one input and one output to forgo direct CDM stressing.  
 The full logic flow is as follows and refers to Figure 2.1.  Starting from the inputs, the 
signals go through an XOR gate to node A.  This logic creates the redundancy for failures at the 
inputs.  XOR gates are often chosen in this logic flow due to the lack of required control signals. 
 Node A is split into many identical signals, which then go through the cross-domain circuits. 
 The outputs of these circuits are then directed with a multiplexer, whose output is node B, so 
that one of the internal signal paths can be selected and then routed to a chip output.  Node 
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B’s fanout is equal to the number of chip outputs so that a signal can be routed to any output. 
 The splitting and recombining of signals allow every single cross-domain interface circuit to be 
evaluated as long as one input and output circuit remain functional.  The on-chip logic also 
decouples the number of inputs, outputs, and cross-domain circuits.  A final redundant circuit 
path is provided by the multiplexer after node B.  This multiplexer selects between a signal from 
node B or from the input receiver directly.  This extra path allows functional tests to be run on 
the input and output circuits, while completely bypassing the core domains.  
 
2.3 Design  
 
 The SoC CDM test chip was designed and fabricated in a 90-nm CMOS process.  The 
chip size is 2 mm by 4 mm.  Two versions of the chip were fabricated.  They will be referred to 
as TC1 and TC2.  The test chip includes two I/O domains (VDDIO1 and VDDIO2), two core 
domains (VDD1 and VDD2), and one analog domain (VDDANA).  The I/O domains are rated at 
2.5 V; the core domains and the analog domain are rated at 1.0 V.  The power nets were isolated 
from each other and the ground nets were connected by APD (Anti-Parallel Diodes).  The 
network of these diodes is shown in Figure 2.2. 
 The I/O ring, including the rail clamps, was designed and placed by the foundry.  Custom 
ESD protection at the I/Os was created and placed into these predesigned blocks.  Lists of the 
ESD protection circuits at the various I/Os are given in Table 2.1 and Table 2.2.  As seen in the 
tables, domain VDDIO1 used a dual diode-based protection setup, while VDDIO2 used a local 
clamp-based setup.  The analog domain I/O protection is listed in Table 2.3.  In addition to the 
I/O ESD protection, the rail clamps were also varied.  Table 2.4 lists the rail clamps that were 
utilized.  The cross-domain interface circuit variations are listed in Table 2.5.  These experiments 
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will help determine the necessary protection at a cross-domain interface and worst-case 
scenarios.  It will also help to verify full-chip CDM simulations that are in progress by V. Shukla 
et al. [22]. 
 The logic described so far does not utilize the full space available on the test chip.  The 
rest of the space was filled using dummy logic, decoupling capacitors, and standalone structures. 
 The dummy logic is used to help mimic real chip loads.  The dummy logic consists of registers 
that were not clocked.  The decoupling capacitor design, recommended by the foundry, is shown 
in Figure 2.3.  The total capacitance per domain from the decoupling capacitors is listed in Table 
2.6.  
 The chip was designed using the static complementary CMOS logic family.  The XOR 
logic used is shown in Figure 2.4.  The multiplexer used at node B is made up of 4-to-1 
multiplexers.  The 4-to-1 multiplexers themselves are the standard NAND-based design shown 
in Figure 2.5.  This block requires five control signals.  To reduce the number of external control 
signals, whose inputs could be damaged from CDM stressing, a counter was used to cycle 
through all 5-bit variations.  This counter reduces the number of external control pins to two. 
 Figure 2.6 depicts this setup. 
 To move the signals around the chip, chains of inverters were used.  All blocks were 
designed to run at least at 1 GHz.  Two paths with identical cross-domain circuits were 
implemented.  One is accessed through VDDIO1 and the other is accessed through VDDIO2.  
Figure 2.7 shows the general signal flow across the test chip.  The full I/O ring and 
power/ground bus routing are depicted in Figure 2.8.  The total chip contains over thirty 
thousand transistors.  Approximately two thirds of those transistors are contained in the dummy 
logic. 
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2.4 Testing  
 
 The SoC test chip was packaged in a QFP (Quad Flat Package) for CDM stressing.  To 
do failure analysis, a PCB (Printed Circuit Board) was built with a socket to allow functional 
testing.  Figure 2.9 shows a picture of the logic flow of the designed board.  Several switches and 
a microcontroller were used to automate most of the testing.  The microcontroller communicates 
via the RS-232 port with a custom PC program written specifically for testing purposes.  Other 
lab equipment that was required included an oscilloscope,  a pulse generator, a parameter 
analyzer, and several power supplies.  All the lab equipment was controlled via the computer 
through the standard GPIB (General Purpose Interface Bus) interface.  
 The automated test procedure is as follows.  First, the core logic is bypassed and DC 
high/low signals are applied at the inputs.  The high level is VDDIO (2.5 V) and the low level is 
VSSIO (0 V).  The output voltage and input leakage current are measured.  Abnormally high 
input leakage current indicates damage, or the output not changing its logic state indicates a 
failure.  After the program has identified a fully functional I/O pair, it enables the core tests and 
proceeds to do DC high/low tests on each cross-domain interface circuit in the core.  Any circuits 
that pass are then put through a transient test with a square wave input and the quality of the 
square wave is monitored at the output.  The frequency is increased until a limit is hit or the 
signal degrades unacceptably.  When all tests are finished, a pass/fail list is created in a text file 
for the user to review.  
2.5 Results 
 
 Functional testing of the SoC test chip verified that it performed as designed.  However, 
the multiplexer/counter combination that selects the cross-domain interface circuits is very 
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sensitive to the rise time and pulse duration of the clock signal.  A different logic implementation 
of these circuits or the use of a non-overlapping input clock may be beneficial for future test 
chips. 
 To ensure full understanding of the results from the SoC test chip, there must be an 
understanding of the ESD protection devices used on the chip.  Standalone structures were 
measured using a VF-TLP system with a 4-ns pulse width and 200-ps rise time.  Figure 2.10 
through Figure 2.14 depict the results.  The performance of these standalone structures were as 
expected.  For example, the poly-bound diodes (also referred to as gated diodes) exhibit a lower 
RON than the STI-bound (Shallow Trench Isolation) diodes, as previously reported [23].  Due to 
space constraints, no rail clamps were placed in standalone structures.  These were measured 
directly in the circuit from their respective VDD and VSS pads.  The results including both TC1 
and TC2 versions are shown in Figure 2.15 and Figure 2.16.   
 As previously shown in Figure 2.1, the three main locations for failures are the inputs, 
outputs, and cross-domain circuits.  For all three CDM stressing precharge voltages (250 V, 500 
V, and 1000 V), no hard failures were seen at the inputs or outputs.  Several factors contribute to 
this result.  First, the die and package are small and have long inductive bond wires that reduce 
the peak current of the CDM stress.  However, the exact value of the peak current is an unknown 
variable, as this quantity was not recorded by the company that provided the CDM stressing.  
Simulations predict the peak current will be 8.2 A and 16.4 A for a 500-V stress and a 1000-V 
stress, respectively.  Second, all input protection for the digital inputs had a series resistance (214 
Ω), which helps protect input gate oxide.  This resistor should have been removed to better 
investigate the case of primary-only protection. 
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 While no hard failures were recorded, there was on average an increase in input leakage 
current for the inputs in the VDDIO1 domain after the 1000-V precharge stress.  This increase 
was measured only on the chips whose external inputs were directly stressed.  The main 
differences between domains VDDIO1 and VDDIO2 were the rail clamps and the protection 
types at the I/Os.  The rail clamps were not the cause since they were changed between TC1 and 
TC2; yet in both cases, the same type of input circuit degradation was seen.  This result indicates 
that while no hard failure had yet occurred, the snapback devices used in the VDDIO1 domain 
were not as robust in protecting against CDM as the diodes in the VDDIO2 domain.  This result 
also supports previously published data stating that dual diodes may better protect against CDM 
stresses due to the bigger overshoot seen with snapback devices in response to stresses with sub-
nanosecond rise time.  The full listing of leakage currents is provided in Figure 2.17 and Figure 
2.18. 
 In addition to the digital inputs, there were two sets of analog inputs placed on the test 
chip.  These input circuits are thin oxide receivers with minimal ESD protection to keep the 
capacitance on the input to a low value for high-speed operation.  The two ESD protection 
circuits were dual STI-bound diodes and DTSCR.  These inputs use primary protection only with 
no series resistor.  Figure 2.19 shows the input leakage current before and after stressing for the 
250-V precharge CDM stress.  Both input circuits, regardless of the ESD protection device, 
showed increased input leakage current.  If the ESD protection sizes are doubled, the failure 
level increases to 500-V precharge for the DTSCR and 1000-V precharge for the dual diode.  
This is due to the inherent overshoot seen in DTSCRs.  A full table of these results is shown in 
Table 2.7. 
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 The last expected failure location is the cross-domain circuits.  No measureable change 
was recorded until the 1000-V precharge CDM stress.  At this stress level, failures were seen at 
multiple cross-domain circuits; and these failures were heavily dependent on the stress type and 
the location of the cross-domain circuit on the test chip.  Three chips were tested for each of the 
seven stress types listed in Table 2.8. 
 A complete overview of the failure locations, including the occurrence of failures based 
on stress type, are shown in Figure 2.20 and Figure 2.21, TC1 and TC2, respectively.  Based on 
this data, a few important conclusions are drawn.  First, no cross-domain circuit with ESD 
protection, including the local APD, showed failures for any of the stress types.  This finding is 
very important since the added protection was very small, 8 µm, which indicates that not a lot of 
ESD protection is necessary to protect these circuits.  It also indicates that even solutions that do 
not directly interact with the signal line may be suitable.  Both results are promising since IC 
designers prefer not to add ESD protection devices that add parasitic capacitance that may slow 
down the interface circuit. 
 The second major result is that the cross-domain interface circuits with a large PMOS in 
the driver had an increased failure rate compared to the other cases for the VDD1 stress.  This 
result indicates that the driver’s properties are an important factor determining the CDM 
robustness of a cross-domain circuit. 
 The third result concerns the data path logic.  Specifically, placing an extra inverter in the 
signal path did not have any significant effect on the failure rate.  This finding must be due to the 
fact that during a fast CDM event the propagation delay from the input to the cross-domain 
circuit is too long and the inverters near the cross-domain circuit go to a state independent of the 
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signal path logic.  If a certain logic state is desired during a CDM event, this must be set very 
close to the driver.  A similar observation was reported in [24]. 
 The fourth result was the difference between bank A and bank B depicted in Figure 2.7.  
In bank A, every circuit survived the CDM stressing, while in bank B, many failures were seen.  
Circuit simulations were run by V. Shukla to verify these findings.  We concluded that the key 
difference between the two banks was the power and ground bus resistances from the different 
locations where the power and ground tap into the main bus around the chip.  Figure 2.22 [25] 
depicts a schematic representation of the cross-domain interface and an example stress 
identifying the difference in the ground routing of the receiver.  In Figure 2.22, bank A and bank 
B tap at nodes E and D respectively.  Equation 2.1 shows the gate to source voltage (VGS) across 
the receiver NMOS for bank A.   
𝑉𝐺𝑆
𝐴 ≈ 𝑉𝐴 − 𝑉𝐸 =  𝑉𝐴 − 𝑉𝐵 + 𝐼1 ∗ 𝑅𝑉𝑆𝑆1𝑏 + 𝐼2 ∗ 𝑅𝑉𝑆𝑆1𝑎 + 𝑉𝐴𝑃𝐷 + 𝐼4
∗ 𝑅𝑉𝑆𝑆2𝑎 −  𝐼5 ∗ 𝑅𝑉𝑆𝑆2𝑏  
 
Equation 2.2 shows the VGS across the receiver NMOS for bank B.   
𝑉𝐺𝑆
𝐵 ≈ 𝑉𝐴 − 𝑉𝐷 =  𝑉𝐴 − 𝑉𝐵 + 𝐼1 ∗ 𝑅𝑉𝑆𝑆1𝑏 + 𝐼2 ∗ 𝑅𝑉𝑆𝑆1𝑎 + 𝑉𝐴𝑃𝐷 + 𝐼4
∗ 𝑅𝑉𝑆𝑆2𝑎  
 
The difference for the worst case stress, VSS2, is I5*RVSS2b.  It should be noted that this is a 
small chip and the tap locations were not very far apart.  The difference in the tap location added 
only approximately 0.5 Ω of extra resistance (RVSS2b) in the discharge path to the pin being 
stressed.  This result is very important.  ESD protection at the cross-domain circuit is necessary 
unless full-chip ESD simulations have been done to ensure voltages at the cross-domain circuit 
are kept at a small enough value.  Often full-chip ESD simulations are not desirable due to the 
computer resources needed to perform them. 
(2.1) 
(2.2) 
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 The final difference in the cross-domain circuit failures is between TC1 and TC2.  TC2 
exhibited more failures for the same stress type and precharge voltage than TC1.  This finding is 
surprising since the rail clamps in the core domains and the power and ground routing of the 
cross-domain circuits were not changed.  The only changes were different rail clamps in the I/O 
domains, the removal of some of the cross-domain circuits in path B, and the removal of 
decoupling capacitors from the VDDIO1 domain.  Of the three listed changes, the removal of 
some of the core circuitry is the major source of the change in failures at the cross-domain 
interfaces.  Approximately 35% of the transistors in the core were removed.  Most of the 
transistors were the inverter chains in the driver (VDD1) domain.  By removing these circuits, 
the capacitance of the domain is made smaller and the amount of power-ground leakage current 
is reduced.  Simulations confirmed that in TC2, the current flowing through the APD was higher 
and the voltage drop across the VDD1 power clamp was slightly higher.  All of these factors lead 
to a higher peak stress on the receiver gate oxide. 
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2.6 Figures and Tables 
MUX
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Domain 
Crossings
VDDIO VDDIOVDD1 VDD2
VDDANA
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Figure 2.1  Logical diagram of the SoC test chip.  Red X's indicate the assumed failure 
locations.  Dotted regions specify power domain regions.  The data path shown by the green 
arrow is used to identify working inputs and outputs.  The data path shown by the blue arrow 
accesses the domain crossing circuits.  The number of logic gates along the data path is greater 
than shown here; this simplified logic diagram illustrates the essence of the design. 
 
VSS2
VSS1
VSSIO1 VSSIO2
VSSANA
 
Figure 2.2  APD between ground nets.  Note there is a maximum of two diode drops between 
any two VSS domains.   
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Table 2.1 I/O protection for VDDIO1 domain.  All secondary protection schemes include an 
identical poly resistor.  All secondary devices are 8 µm wide.  Designed diodes and gated diodes 
have a 75-µm total perimeter and the foundry diodes have a 200-µm total perimeter.  Foundry 
diodes are STI-bound diodes.  Designed diodes are STI-bound diodes with optimized layout 
based from [26].  The optimization includes finger width, shape, and metal routing. 
Domain: IO1 Primary Protection Secondary Protection 
Input 1 Foundry Diodes None 
Input 2 Designed Diodes None 
Input 3 Gated Diodes None 
Input 4 Foundry Diodes Foundry Diodes 
Input 5 Designed Diodes Designed Diodes 
Input 6 Gated Diodes Gated Diodes 
Input 7 Bottom Foundry Diode GGNMOS + GGPMOS 
Output 1 Bottom Foundry Diode GGNMOS + GGPMOS 
Output 2 Gated Diodes Gated Diodes 
Output 3 Designed Diodes Designed Diodes 
Output 4 Foundry Diodes Foundry Diodes 
Output 5 Gated Diodes None 
Output 6 Designed Diodes None 
Output 7 Foundry Diodes None 
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Table 2.2 I/O protection for VDDIO2 domain.  All primary snapback devices are 50 µm.  All 
secondary protection schemes include an identical poly resistor and are 8 µm. 
Domain: IO2 Primary Protection Secondary Protection 
Input 1 GGNMOS None 
Input 2 DTSCR None 
Input 3 GCSCR None 
Input 4 GGNMOS GGNMOS 
Input 5 DTSCR GGNMOS 
Input 6 GCSCR GGNMOS 
Input 7 Bottom Foundry Diode GGNMOS + GGPMOS 
Output 1 Bottom Foundry Diode GGNMOS + GGPMOS 
Output 2 GCSCR GGNMOS 
Output 3 DTSCR GGNMOS 
Output 4 GGNMOS GGNMOS 
Output 5 GCSCR None 
Output 6 DTSCR None 
Output 7 GGNMOS None 
 
Table 2.3  I/O protection for the analog domain.  Secondary protection was not employed since 
this added protection would have limited the frequency of operation of the pin.  The analog logic 
was a differential input and single-ended output design. 
Domain: Analog Primary Protection Secondary Protection 
Input 1A Foundry Diodes None 
Input 1B Foundry Diodes None 
Output 1 Foundry Diodes None 
Input 2A DTSCR None 
Input 2B DTSCR None 
Output 2 DTSCR None 
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Table 2.4  Rail clamp implemented in each domain. 
Chip VDD1/VDD2 VDDIO1 VDDIO2 VDDANA 
1 STNMOS STNMOS GGNMOS+BigFET STNMOS 
2 STNMOS STNMOS+BigFET GGNMOS STNMOS 
 
Table 2.5  Cross-domain interface circuits.  ESD protection was 8 µm except for the APD which 
was 75 µm. 
Test 
Driver Width 
(NMOS µm 
/PMOS µm) 
ESD Protection 
Receiver Width 
(NMOS µm 
/PMOS µm) 
Wire Length 
(µm) 
1 (1.2/3) - (0.12/0.3) 300 
2 (1.2/3) - (0.12/0.12) 300 
3 (1.2/3) - (0.12/1.2) 300 
4 (1.2/1.2) - (0.12/0.3) 300 
5 (1.2/12) - (0.12/0.3) 300 
6 (Inverted 
Logic) 
(1.2/0.3) - (0.12/0.3) 300 
7 (1.2/0.3) GCNMOS+GCPMOS (0.12/0.3) 300 
8 (1.2/0.3) GCNMOS (0.12/0.3) 300 
9 (1.2/0.3) APD (0.12/0.3) 300 
10 (1.2/0.3) - (0.12/0.3) 
1000 (serpentine 
pattern) 
11 (1.2/0.3) - (0.12/0.3) 5 
12 (1.2/0.3) - (0.12/0.3) 1000 (straight) 
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VSS
VDD
 
Figure 2.3  Decoupling capacitor design.  Design has the advantage of not having any gate oxide 
tied directly to VDD or VSS. 
 
Table 2.6  Decoupling capacitor value per domain. 
Domain Decoupling Capacitor Capacitance (pF) 
VDD1 192.5 
VDD2 192.5 
VDDIO1 110 
VDDIO2 110 
VDDANA 165 
 
A
B
F
 
Figure 2.4  XOR schematic.  NAND-based design.   
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Figure 2.5  4-to-1 Multiplexer schematic.  NAND-based.   
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Figure 2.6  Cross-domain test selection circuit to minimize external pins. 
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Figure 2.7  Signal flow of the test chip. Banks A and B contain identical sets 
of cross-domain circuits. 
 
 
Figure 2.8  Test chip pad ring and power/ground busses. The busses in the pad ring have lower 
resistance than those in the inner ring.  Rectangles represent I/O blocks with ESD protection built 
into the cell.  The only ESD element not built into the pad cells is the APD between VSS1 and 
VSS2.  This is depicted separately by the block labeled “VSS1/2 APD.”  This APD was placed 
outside the pad ring since VSS1 and VSS2 outer busses do not overlap in the pad ring. 
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Figure 2.9  Logical schematic of test board.  Switches at the front end and the multiplexer at the 
back end enable automated testing. 
 
 
Figure 2.10  VF-TLP data of protection devices in the VDDIO1 domain.  VF-TLP had a 200-ps 
rise time and a 4-ns pulse width.  Shows actual protection at the external I/O.  Gated diodes had 
the lowest RON (On Resistance) even though they are smaller than the foundry diodes.  No 
devices failed in the range of this measurement. 
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Figure 2.11  VF-TLP data of protection devices in the VDDIO1 domain normalized by width.  
The gated diodes performed the best in terms of current per µm.  The UIUC-designed diodes 
were second best and trailed a small amount in terms of performance to the gated diodes.  VF-
TLP had a 200-ps rise time and a 4ns pulse width.  No devices failed in the range of this 
measurement. 
 
 
Figure 2.12  VF-TLP data of protection devices in the VDDIO2 domain.  System produces 
pulses with 200-ps rise time and 4-ns pulse width.  No devices failed in the range of this 
measurement. 
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Figure 2.13  VF-TLP data of protection devices in the VDDIO2 domain normalized to the 
width.  As expected, the SCR-based devices carry more current per µm than the GGNMOS.  VF-
TLP had a 200-ps rise time and a 4-ns pulse width.  No devices failed in the range of this 
measurement. 
 
 
Figure 2.14  VF-TLP data of protection devices in the analog domain.  Devices produce 
approximately the same amount of protection even though the DTSCR has a smaller total width.  
VF-TLP had a 200-ps rise time and a 4-ns pulse width.  The DTSCR is taken to failure, while the 
diodes did not fail in the range of this measurement. 
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Figure 2.15  VF-TLP I-V of rail clamps in the core domains.  VF-TLP had a 200-ps rise time 
and a 4-ns pulse width.  The rail clamp did not fail during the range of this measurement. 
 
 
Figure 2.16  VF-TLP data of rail clamps in the IO domains.  VF-TLP had a 200-ps rise time and 
a 4-ns pulse width.  The rail clamp did not fail during the range of this measurement. 
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Figure 2.17  Input leakage current for TC1 both pre and post 1000-V CDM stressing for all 14 
inputs.  Inputs 1-7 are associated with bank A, while inputs 8-14 are associated with bank B.  
Three chips underwent the same stress at the I/Os.  On average, bank B had a slightly higher 
increase in leakage current after the CDM stress. 
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Figure 2.18  Input leakage current for TC2 both pre and post 1000-V CDM stressing for all 14 
inputs.  Inputs 1-7 are associated with bank A, while inputs 8-14 are associated with bank B.  
Three chips underwent the same stress at the I/Os.  On average, bank B had a slightly higher 
increase in leakage current after the CDM stress. 
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Figure 2.19  Leakage current at analog inputs.  Sets A, B, and C have been stressed at 250 V, 
500 V, and 1000 V respectively.  The chips on the left are measured after the analog I/Os have 
been stressed.  The chips on the right are chips that have not stressed the analog I/Os directly.  It 
is clear that both protection types failed after the 250-V CDM stress directly to the inputs and 
can survive a 1000-V CDM stress on other pins. 
 
Table 2.7  Analog input precharge voltage failure levels. 
Protection Device Failure Level 
Dual Diode (60µm) 250V 
DTSCR (25µm) 250V 
Dual Diode (120µm) 1000V 
DTSCR (50µm) 500V 
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Table 2.8  Stress groups.  Each group had chips stressed at each precharge voltage, making a 
total of 21 sets of chips. 
Stress Groups 
VDD1 
VSS1 
VDD2 
VSS2 
External I/O 
VDDIO1, VDDIO2, VDDANA 
VSSIO1, VSSIO2, VSSANA 
 
 
 
Figure 2.20  Failure locations of TC1 based on stress location.  Cross-domain circuit number 
correlates to Table 2.5 
1 2 3 4 5 6 7 8 9 10 11 12
1 2 3 4 5 6 7 8 9 10 11 12
1 2 3 4 5 6 7 8 9 10 11 12
1 2 3 4 5 6 7 8 9 10 11 12
VDD1
VSS1
External I/O
VSS2
0/3 Failures 1/3 Failures 2/3 Failures 3/3 Failures
(a)
(b)
(c)
(d)
37 
 
 
Figure 2.21  Failure locations of TC2 based on stress location.  Cross-domain circuit number 
correlates to Table 2.5.  These results showed increased failure rates compared to the TC1 
results. 
 
 
Figure 2.22  Schematic representation of the cross-domain interface during a positive VSS2 
stress from [25].  Arrows indicate current flow.  Bank A receivers tap to node E, while bank B 
receivers tap to node D. 
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CHAPTER 3  
SiP CDM TEST CHIP 
 
3.1 Purpose  
 
 The purpose of the SiP test chip is to investigate CDM-related failures in SiP designs. 
 Specifically, this test chip is focused on determining the robustness of the interface between two 
die in a stacked-die package configuration.  The work is the first published study to investigate 
this interface and to do so in a full-chip environment.  It is also, to our knowledge, the first report 
comparing the peak current of stacked-die packaging versus single-die packaging during CDM 
testing.  In addition, external inputs and cross-domain circuits will be tested and analyzed.  This 
test chip includes a special logic design and pad placement to allow two die to be stacked and 
wire-bonded to a BGA package.  This chip has been designed with only two 1.2-V core domains. 
 In this regard, it emulates a high-speed interface chip, which would not have a high-voltage I/O 
domain due to the relatively low-performance I/O transistors.  
 
3.2 Logic  
 
 There are two main differences in the logic design of the SoC test chip and the SiP test 
chip.  The first is the I/Os.  In the SiP test chip, the digital CMOS I/O circuits have been replaced 
with high-speed differential receivers and drivers.  The second main difference is that each signal 
path from input to output is isolated from all other signal lines.  There was concern that an 
unexpected failure at one of the nodes where all signals lines in the SoC test chip were combined 
into a single line would render the chip nonoperational and useless for testing.  Since redundancy 
is lost by not combining the signals, several other forms of redundancy have been introduced.  A 
full flow is depicted in Figure 3.1.  
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 Two simple signal generators have been included on the chip.   The first signal generator 
is located between the receiver and the cross-domain interface, while the second signal generator 
is located between the cross-domain interface and the driver.  These signal generators allow 
signals to be injected into the system even if parts earlier in the signal path have failed.  In 
addition to the signal generators, a DC high/low may be set at both of these locations by the user. 
 To help monitor these DC values, registers are used.  One is placed after the receiver and one is 
placed after the cross-domain interface.  These registers may be read out on a standard CMOS 
off-chip driver that is well protected and will not be directly stressed.  The next component in the 
signal path is a frequency divider located after the cross-domain interface.  This divider allows 
the user to reduce the frequency of the signal sent off-chip or to the other die in the package if 
the interface does not operate at as high of a frequency as the internal logic.  The last addition 
was two extra outputs that would not be directly stressed.  One output is the result of all the 
inputs through an XOR gate before any other signal blocks and the other output is created by 
putting all the signal lines through an XOR gate right before their respective outputs.  The 
location and logic of these two outputs are shown in Figure 3.2.  
 
3.3 Design  
 
 The SiP test chip was designed in a low-power 65-nm CMOS process.  The chip size is 2 
mm by 2 mm.  It includes two domains (VDD1 and VDD2), which are both rated at 1.2 V.  For 
better understanding of any measured failures on the stacked-die package, a single-die package 
was also assembled for comparison.  In addition, there are two variations of the stacked-die 
package; one with the power nets of the two die shorted on the package level and one with the 
power nets of the two die isolated on the package level.    
40 
 
 The receiver block and its subcomponents are shown in Figure 3.3.  The first-stage 
receiver is a fully differential receiver; however, only one input is receiving a signal from off-
chip.  The first stage drives a common-source second stage to add more gain before the signal is 
converted into digital logic.  The conversion is implemented by sending the signal through 
several inverter stages.  The first inverter stage is preceded by an AC coupling capacitor.  All AC 
coupling capacitors in this chip are MIM (Metal Insulator Metal) capacitors to reduce the 
parasitic capacitance to ground.  One important parameter is the biasing voltage to the inverter 
stages after the AC coupling capacitor.  It was found that as the VM voltage (DC voltage at which 
VOUT=VIN) of the inverter shifted over process corners, correct functionality could be lost.  To 
correct this problem, a special biasing circuit is used and is shown in Figure 3.4.  Due to the 
importance of this bias voltage, it may also be generated off-chip.  The second output from the 
first-stage receiver drives another low-bandwidth high-gain stage as seen in Figure 3.3.  This 
path is an alternative way to test the input voltage.   It will let the user know if the input voltage 
is higher or lower than the input applied bias voltage on the input receiver.  This test ability will 
allow verification of the input DC bias value. 
 The on-chip signal generator block is shown in Figure 3.5.  The five-segment inverter-
based ring oscillator was chosen due to the ease of its design.  It will change its frequency over 
process corners; the estimated frequencies are listed in Table 3.1.  The next stage is the 
frequency divider, which can output the ring oscillator frequency: F0, F0/2, F0/4, and F0/16. After 
the frequency divider, one of four different signal sequences may be chosen.  The possible 
sequences are shown in Table 3.2.  The last stage is an enable block.  This component is 
necessary since the signal generator is XOR'd into each signal line and must be off when other 
sources are used to apply a signal on the line.    
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 The output driver consists of several components.  The first block splits the digital signal 
into two differential digital signals.  This schematic is shown in Figure 3.6.  These signals are 
then buffered up to drive the predriver.  The predriver design is shown in Figure 3.7.  The 
predriver feeds the driver through an AC coupling capacitor so the driver can be optimally 
biased.  The driver schematic is shown in Figure 3.8.  While it is a fully differential output, only 
a single end is actually being sent off-chip.  
 The ESD protection at the various cross-domain interfaces is varied and was designed to 
verify the projections put forward in [22].  A list of the different interfaces is given in Table 3.3. 
 The ESD protection at the interfaces between the two die is also varied in order to verify the 
projections put forward in [27].  The ESD protection at the die-to-die interfaces consists of four 
variations from the bottom die to the top die and the same four variations from the top die to the 
bottom die.  These variations are further described in Table 3.4.  The ESD protection for off-chip 
communication is designed to handle larger ESD currents and is listed in Table 3.5.  The last 
component of the ESD network is the rail clamp.  The design kit rail clamp was used and is the 
same as described in Chapter 1.  
 Due to the reduced size of this chip compared to the last test chip and the space reserved 
for placing stand-alone ESD structures, the rest of the empty space was filled with decoupling 
capacitors and no dummy logic was used.  The decoupling capacitor design was different from 
that used on the SoC test chip.  It was changed since the previous design had a significant 
frequency dependence to its capacitance value.  Therefore, a simple thick-oxide NCAP (NMOS 
Capacitor) was used.  The capacitance versus frequency simulation results are shown in Figure 
3.9.  The total capacitance per domain due to the decoupling capacitors is approximately 390 pF 
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for VDD1 and 360 pF for VDD2.  The total number of transistors was approximately fourteen 
thousand. 
 All control signals to adjust the on-chip functionality are inputted onto the chip using 
shift registers.  This approach is allowable since all the control signals are high/low DC logic 
values.  A shift register is used to allow many control signals to be utilized while requiring only 
two pads in the pad ring.  To read the DC data off the chip, three pads are required and a 
multiplexer is used.  This design is seen in Figure 3.10. 
 The test chip must be able to be bonded into a single-die package and a stacked-die 
package.  Since the two die in the stacked-die package are identical, the I/O ring must be 
carefully designed to allow proper communication between to the two die.  To achieve this, the 
two die were offset and the top die was rotated by 90°.  Figure 3.11 depicts this setup with the 
power nets connected on the package level and Figure 3.12 depicts this setup with the power nets 
isolated on the package level.  The VDD pads were placed specifically so that the VDD wire 
bonds from the two die would land next to each other.  This placement allows the wire bonds to 
be either shorted or isolated with minimal change to the wire bonds.  All of the VSS pads were 
placed so the wire bonds could land next to each other to be shorted on the package substrate. 
Due to rotation, there are actually two sets of identical inputs on opposite sides of the die 
that are combined with an XOR block.  This logic is allowable since only one of any two inputs 
will ever be wire-bonded out to the package.  In addition to the inputs, the rest of the I/Os were 
carefully placed so that after the offset and rotation, the die-to-die wire bonds would be relatively 
straight and not conflict with neighboring wire bonds.  This bond wire alignment is the reason 
that those connections are always in the center of a row of pads on the side of a die.  It is also the 
reason why the row of pads on the side of a die is not centered: to help reduce of the effect of the 
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offset of the two die.  All of the DC signals, low-speed signals, or signals that do not directly 
connect between the two die are put on the ends of the row of pads near the corners of the die. 
The last addition to facilitate testing both a single-die and a stacked-die package from the 
same test chip was the addition of an extra set of outputs on the opposite side of the die from the 
normal outputs.  These are used only in the single-die package and were added because some of 
the normal outputs do not have any ESD protection, as their original purpose was die-to-die 
communication.  Figure 3.13 shows the wire-bonding diagram for the single-die package. 
Because the wire bonding changes a significant amount between the single-die package 
and the stacked-die package, two separate PCBs were made.  The stacked-die package with the 
shorted power nets was similar enough to the isolated power case that the same PCB was used 
for both variations. 
 
3.4 Testing  
 
 Due to the required 50Ω traces for the high-speed signals on the SiP test chip, the testing 
will consist of manually moving cables for each set of receivers and drivers to test each signal 
path instead of the automation technique used with the SoC test chip.  During each path test, a 
computer will be used to interface with the input shift register in order to change the chip's 
internal settings.  The testing flow per signal path will start with testing the full path.  If there is a 
failure, the on-chip signal generators will be used to test from the back end of the signal path to 
the front in sections, until the location of the failure is found.  If the failure limits testing a cross-
domain interface location, the DC testing feature will be used to test the cross-domain interface 
individually without using the normal receiver and driver.  
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 All chips were tested using a commercial CDM tester adjusted to comply with the 
JEDEC standard.  The only deviation from the standard was that each ball was stressed three 
times in a row instead of the standard single stress per ball. 
 Chip testing was broken down into groups of pins, which allows for correlation between 
failures and the stress that caused the failure.  This extra step facilitates comparison of test results 
with simulations. 
3.5 Results 
 
 Functional evaluation of the test chip showed all eight paths were able to pass a signal as 
designed.  The maximum operating frequency of a given signal path was 3-4 GHz.  This FMAX is 
lower than designed; however, since the main purpose of this design is to study CDM failures, 
FMAX value is relatively unimportant.  The minimum frequency, limited by the AC coupling 
capacitors, is around 80 MHz.  The on-chip ring oscillators have a fundamental frequency of 
approximately 3 GHz.  Based on all these factors, most functional testing will be done in the 1-3 
GHz range. 
 To provide insight into the individual performance of the ESD devices, standalone 
structures were tested with a VF-TLP system using 4-ns pulse width and 200-ps rise time.  The 
pulsed I-V curves of the external primary ESD protection devices are shown in Figure 3.14, 
Figure 3.15, and Figure 3.16.  The rail clamp performance is shown in Figure 3.17.  The only 
surprising result is that the poly-bound diodes did not perform better than the STI-bound diodes, 
and the P-Well poly-bound diode actually failed much sooner than the STI-bound diode 
counterpart.  This result is different from that in the SoC test chip.  However, this version of the 
poly-bound diode was created with the thin gate oxide instead of the available thick oxide.  This 
difference may be the cause for the poorer ESD performance.  Some of the cross-domain 
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protection circuits also used diodes for protection.  These diodes were sized much smaller and 
their VF-TLP results are depicted in Figure 3.18. 
 Due to the limited number of available parts to test, the same chips were repetitively 
stressed at different precharge voltage levels.  The three voltage levels were 500 V, 1500 V, and 
2000 V.  2000 V was the maximum the CDM tester could produce.  The exact stress sequence is 
shown in Figure 3.19.  In this figure, the chips C1 – C8 are eight chips with common power nets 
between the two die and the chips I1 – I8 are eight chips with isolated power nets between the 
two die.  Chips 7 and 8 are never stressed because they were kept in reserve in case one of the 
other chips underwent catastrophic failure that prevented further testing.  Since no catastrophic 
failure was seen, chips 6, 7, and 8 underwent one more stress not listed on Figure 3.19 on a 
different CDM tester that could produce higher peak currents.  In this last test, all pins were 
stressed at both polarities. 
 While precharge voltage is the standard metric used to evaluate CDM performance, peak 
current during the discharge is also considered an important parameter that relates to failure.  In 
addition, peak current is easier to match to simulation results than precharge voltage if the CDM 
tester is not modeled perfectly.  Figure 3.20 shows the peak current versus precharge voltage 
using a sample chip and stressing a ground ball on the package.  The two curves are measured 
using a 1-GHz oscilloscope and a 6-GHz oscilloscope.  The 1-GHz oscilloscope is normally used 
with this CDM tester, however, the 6-GHz oscilloscope provides a more accurate measurement 
of the peak current. 
 Post stress functional testing indicated no failures at the 500-V or the 1500-V levels.  
Failures were finally recorded after the 2000-V stress.  A list of the functional failures is listed in 
Table 3.6.  The failures at the external inputs occurred on the inputs with no secondary 
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protection.  This failure location is expected since the whole purpose of secondary protection on 
an input is for protection during CDM events.  The only failure locations at the cross-domain 
circuits were the cases with no protection.  Again, this interface circuit is expected to be the 
weakest since all of the other circuits have some type of ESD protection.  As with the previous 
test chip, the inputs were damaged only from directly stressing them, while the cross-domain 
circuits saw failures when both power/ground and I/O pins were stressed. 
 The main location of interest, the die-to-die interface, showed no failures.  This result 
reinforces predictions made by simulations indicating that the die-to-die interface does not 
undergo any major stress during a CDM event if the ground nets of the die are connected.  This 
result is confirmed by the fact that even the case with only 25-µm dual diode protection (10X 
lower than input protection sizes) passed.  This conclusion is also backed by knowing that the 
stresses induced on the chip were large enough to cause input and cross-domain circuit failures. 
 Based on conversations with industry, it is common to have the same standard ESD 
protection on the die-to-die interface as the external I/O.  Based on the results of this test chip, 
those die-to-die interfaces are overdesigned and should be reduced.  This reduction will lower 
the capacitance on the interface from the ESD devices and allow for the possibility of faster 
communication between the die.  
 Input leakage current was also measured for all the chips after the 2000-V precharge 
stress.  The results are shown in Figure 3.21 and Figure 3.22.  The highest increase in leakage 
current is seen from the chips with the inputs directly stressed (chips 1-3).  The two inputs with 
the highest change in leakage current are inputs four and eight, which are without the secondary 
protection and in several cases failed functional testing.  While a few of these inputs pass 
functional testing, the leakage current numbers indicate damage and these inputs should also be 
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classified as failures.  In one case, functional testing actually passed at lower frequencies and 
then completely failed functional testing later.  This finding indicates that the input was critically 
damaged and was able to operate only a short period of time before complete failure. 
 Degradation, not just hard failure, has been documented at both the input and the cross-
domain interface circuit.  Degradation was characterized by a decrease of 30% or more in the 
fMAX (maximum operating frequency) of a circuit.  In addition to reduced fMAX, several cross-
domain circuits were damaged and later “healed” by another CDM stress.  The CDM stress that 
healed the damage was either applied to a different pin or the same pin but with opposite 
polarity.  This characteristic suggests the damage is charge trapping in the gate oxide of the 
receiver at the cross-domain interface.  The cross-domain circuits that failed to produce an output 
signal still passed DC testing.  Since the chip cannot output any signal less than 80 MHz, the 
signal must have degraded beyond this point, but no hard failure occurred at the interface. 
Degradation was not seen in the SoC test chip, likely due to the testing speeds of that test 
chip.  The majority of the SoC test chip was tested at DC and a few functional tests were done in 
the MHz range.  By expanding the SiP test chip into the GHz range, a better comparison of 
damage to the test chip was able to be measured.  Since any degradation may translate into 
earlier failure, all future CDM test chips should ensure the ability to test possible failure 
locations at higher frequencies and not just rely on DC analysis. 
 Before direct comparison of the stacked-die package with the single-die package, it is 
important to ensure they underwent the same level of stress.  Figure 3.23 compares the average 
peak current versus precharge voltage for both packages.  The two packages see the same peak 
current for a given precharge voltage.  The extra die in a SiP could, in principle, store charge, but 
in a stacked-die part, one die is masked by the other die and therefore only stores the same 
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charge and experiences the same peak current as the single-die package.  Not increasing the peak 
current with the addition of an extra die is a positive result in terms of ESD robustness. 
 The single-die package was tested and any degradation was classified as a failure.  
Multiple parts underwent the same CDM testing; and if any of the identically tested chips had a 
failure, it is listed.  The list of the cross-domain interface circuit failures is listed in Table 3.7.  
The only unexpected failure was the cross-domain circuit with the local APD.  This circuit was 
robust in the SoC test chip.  The local APD circuit on the SiP test chip had its ground routing 
separate from the other cross-domain circuits until the main ground bus in the pad ring.  This 
separation was added to ensure the local APD did not help neighboring cross-domain circuits and 
influence the failure rates.  The routing change was determined to be the cause of the failure seen 
in the SiP test chip.  The routing increased the resistance (approximately 0.75 Ω) to the main 
ground net compared to the other cross-domain circuits.  This resistance has already been shown 
to be a very important parameter in determining failures as seen in the SoC test chip.  
Simulations were able to confirm this result.   
The input failures in the single-die package are noted in Table 3.8.  The input failures are 
very similar to the stacked-die package; however, the cross-domain circuits had a significant 
increase in the failure rate.  Four out of the eight paths showed failures from stressing at the 
2000-V precharge level, while in the stacked package, only one path showed a failure.  This 
result is a clear indication that while the precharge voltage and peak currents are the same, the 
single-die package is experiencing higher stress from the CDM test.  In the stacked-die package, 
the current is likely being distributed between the two die and lowering the stress that an 
individual die experiences.  The division of current between the two stacked die is possible since 
the ground nets are shorted on the package level.  If this connection was not present, the current 
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flow would be different and the stress level would change.  This suggests that a CDM qualified 
part in a single-die package would not need any changes to the cross-domain circuits when 
placed in a stacked-die package.   
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3.6 Figures and Tables 
Signal
Generator
Cross-Domain
Test
CORE1 CORE2
Input Output
Receiver
Signal
Generator
DC In DC Out
Driver
Frequency
Divider
Cross-Domain
Test + Pads
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Figure 3.1  Logical schematic of a single-die in the SiP test chip. 
 
 
DriverReceiver
Receiver Driver
Driver DriverVDD1 VDD2
 
Figure 3.2  Implementation of the two extra no-stress outputs shown as the blue drivers.  These 
allow an additional level of verification for sections of the chip logic.  
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Figure 3.3  Input two-stage receiver schematic. 
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Figure 3.4  Bias voltage generation circuit.  It was designed assuming that this inverter will have 
the same characteristics as the inverter in Figure 3.3.  The amplifier forces the inverter to have 
the same input and output voltage.  The capacitor stabilizes this voltage and the resistor helps to 
keep noise from traveling from the signal line back to the bias generator.  The control signal 
allows the user to select between this on-chip bias voltage and an off-chip generated bias voltage. 
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MUXCounter
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MUX
Freq.
Divider
Figure 3.5 Signal generator schematic. 
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Table 3.1  Simulated operating frequency of the ring oscillator used in the on-chip signal 
generator. 
Corner Frequency (GHz) Duty Cycle (%) 
Nominal 4.55 51.3 
FF 5.4 51.5 
FS 4.55 45.9 
SF 4.46 57.4 
SS 3.9 51 
 
Table 3.2  Available output sequences of the signal generator and the required control signals to 
select between these sequences. 
Control Signal Value Sequence 
S1;S0 00 0101 
S1;S0 01 0001 
S1;S0 10 0011 
S1;S0 11 1110 
 
IN
OUT1
OUT2
 
Figure 3.6  Generation of differential digital signal exactly 180 degrees out of phase with each 
other. 
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Figure 3.7  Predriver circuit that will accept digital rail-to-rail logic as inputs. 
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Figure 3.8  Driver schematic.  50-Ω resistors set output impedance to approximately 50 Ω.  Only 
used as a single output, since the other side is not utilized, half the signal is lost. 
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Table 3.3  Cross-domain interface circuits. 
Path Name 
APD in the 
Core 
Local Clamp 
at the Gate 
Secondary 
Resistor 
Decoupling 
Capacitor 
Requirements 
1 Control None None None None 
2 Pass Gate None None 
2.5µm/5µm 
pass gate 
None 
3 Dual Diode 1 None 
6.5µm/12.5µm 
dual diode 
None None 
4 VSS2b None None None None 
5 Dual Diode 2 None 
25µm dual 
diode 
None None 
6 Local APD 25µm each None None None 
7 
Dual Diode + 
Resistor 
None 
25µm dual 
diode 
25 None 
8 Local Decap 25µm each None None 30pF each side 
 
Table 3.4  Variation of ESD protection at the die-to-die interface.  These tests will be run for 
both top-to-bottom directional signals as well as bottom-to-top directional signals. 
 
Driver Receiver 
Test # Primary Primary Resistor, Ω Secondary 
1 
200/300µm 
Dual Diode 
200/300µm 
Dual Diode 
50 25µm Dual Diode 
2 None None 25 25µm Dual Diode 
3 None None None 25µm Dual Diode 
4 
200/300µm 
Dual Diode 
None None 25µm Dual Diode 
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Table 3.5  ESD protection on the inputs that are connected to an external pin on the package. 
Input Primary Resistor Secondary 
1 200/300µm Dual Diode 25 25µm Dual Diode 
2 50µm DTSCR 25 25µm Dual Diode 
3 
200/300µm Gated 
Diode 
25 25µm Dual Diode 
4 200/300µm Dual Diode None None 
5 200/300µm Dual Diode 25 25µm Dual Diode 
6 50µm DTSCR 25 25µm Dual Diode 
7 
200/300µm Gated 
Diode 
25 25µm Dual Diode 
8 200/300µm Dual Diode None None 
 
 
Figure 3.9  Frequency dependence of two different decoupling capacitor options over the 
frequency range of interest. 
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Figure 3.10  Selection circuit for reading values off-chip.  This method reduces the number of 
required external pins.  CLK, D, and the output of the multiplexer are the only pads required to 
read the 16 different on-chip values. 
 
 
Figure 3.11  Bonding diagram for stacked-die package with powers shorted on the package 
level.  Signals may be accessed from only two sides due to the stacking technique. 
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Figure 3.12  Bonding diagram for stacked-die package with powers isolated on the package 
level.  Signals may be accessed from only two sides due to the stacking technique. 
 
 
Figure 3.13  Bonding diagram for the single-die package. 
 
58 
 
 
Figure 3.14  VF-TLP results of the diodes used at the external I/O as primary protection.  Data is 
shown until failure.  The poly-bound P-Well diodes failed early. 
 
 
Figure 3.15  VF-TLP results per µm of the diodes used at the external I/O as primary protection.  
Data are shown until failure.  The poly-bound diodes did not perform better than the STI-bound 
diodes, a different result from the SoC test chip. 
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Figure 3.16  VF-TLP result of the DTSCR used at the external input as primary protection.  Data 
is shown until failure. 
 
 
Figure 3.17  VF-TLP of the rail clamp used.  It did not fail during the test. 
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Figure 3.18  VF-TLP of the small diodes and APD utilized at the cross-domain interface.  These 
devices were sized small and have lower It2 values.  Top refers to an N-Well diode and bottom 
refers to a P-Well diode. 
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Figure 3.19  Order of CDM testing.  Figure reads left to right then top to bottom.  Figure 
indicates which group of pins were stressed and at which polarity.  The chips were characterized 
after every test group to check for failures. 
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Figure 3.20  Plot of the peak current versus the precharge voltage on the CDM tester.  A ground 
pin on a sacrificial chip was used to collect the data.  The 6-GHz oscilloscope indicates that the 
peak currents are really several amps higher than recorded by the 1-GHz oscilloscope. 
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Table 3.6  Both functional failures and reduced fmax are found in the test chip after stressing at 
2000-V precharge voltage at both polarities.  If the chip showed reduced fmax rather than 
functional failure, information is provided in the last column of the table.  C1 through C5 are 
chips with the power nets shorted on the package level.  I1 through I5 are chips with the power 
nets isolated on the package level. 
Chip 
Failure 
Location Interface Die 
Stress 
Location Protection 
Max 
Frequency 
C1* Input #4 External I/O Bottom I/O Dual Diode no Secondary   
C1 Input #8 External I/O Top Top I/O Dual Diode no Secondary   
C3 Input #4 External I/O Bottom I/O Dual Diode no Secondary 1.5GHz 
I1 Input #4 External I/O Bottom Bottom I/O Dual Diode no Secondary   
I1 Input #8 External I/O Top Top I/O Dual Diode no Secondary   
I2 Input #4  External I/O  Bottom  Bottom I/O  Dual Diode no Secondary    
I2 Path #4  
Cross-
domain  Bottom  Bottom I/O  None  ~200MHz 
I3 Input #4 External I/O Bottom Bottom I/O Dual Diode no Secondary   
I5 Path #1 
Cross-
domain Top Pwr/Gnd None 
 
I5 Path #4  
Cross-
domain Bottom Pwr/Gnd None ~800MHz 
       * Initially passed first test at reduced maximum frequency and failed in further functional 
testing 
 
64 
 
 
Figure 3.21  Input leakage current measurements at 0-V bias on all chips after 2000-V precharge 
voltage stress.  Red line is an average prestress leakage current measurement taken from three 
chips.  Only inputs without secondary protection and direct CDM stressing showed a significant 
increase in input leakage current (C1-C3 and I1-I3). 
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Figure 3.22  Input leakage current measurements at 1.2-V bias on all chips after 2000-V 
precharge voltage stress.  Red line is an average prestress leakage current measurement taken 
from three chips.  Only inputs without secondary protection and direct CDM stressing showed a 
significant increase in input leakage current (C1-C3 and I1-I3). 
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Figure 3.23  Average peak current of the single-die and stacked-die packages.  The bandwidth of 
the oscilloscope that was used to record the peak current is listed in the legend. 
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Table 3.7  All identified failures at the cross-domain circuits on the single-die package.  Failures 
listed were seen on any or all of the identically-tested chips.  Both under the stress polarity 
column indicates that positive and negative stresses were performed before checking for failures.  
Positive/Negative indicates testing was done after each of the two stress polarities and failures 
occurred for both polarities. 
Cross-
domain 
Precharge 
Voltage 
Stress 
Polarity 
Stress 
Location 
ESD 
Protection 
1 1000 Both All pins No ESD 
4 1000 Both All pins No ESD 
1 1500 Both All pins No ESD 
2 1500 Both All pins Pass Gate 
4 1500 Both All pins No ESD 
6 1500 Both All pins 
Local 
APD 
1 2000 Positive Output No ESD 
4 2000 Positive Output No ESD 
6 2000 Negative Output 
Local 
APD 
1 2000 
Positive/ 
Negative VDD2 No ESD 
2 2000 Negative VDD2 Pass Gate 
4 2000 Negative VDD2 No ESD 
6 2000 Positive VDD2 
Local 
APD 
1 2000 
Positive/ 
Negative VSS2 No ESD 
2 2000 Negative VSS2 Pass Gate 
4 2000 Negative VSS2 No ESD 
6 2000 
Positive/ 
Negative VSS2 
Local 
APD 
 
Table 3.8  Input leakage current and functional failure data.  All listed items were from stressing 
the inputs directly.  Inputs 4 and 8 were the only two inputs without secondary CDM ESD 
protection. 
Input 
Precharge 
Voltage 
Stress 
Polarity Functional 
>1µA 
leakage 
current 
4 1000 Both Yes Yes 
8 1000 Both Yes Yes 
4 1500 Both Yes Yes 
8 1500 Both Yes Yes 
4 2000 Both No Yes 
8 2000 Both No Yes 
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CHAPTER 4  
SUMMARY AND FUTURE WORK 
 
 In this work, two test chips were designed to facilitate better understanding of CDM 
failures in SoC and SiP designs.  Using full-chip CDM-ESD purposed test chips expands the 
tools available to the ESD designer.  They provided a realistic comparison and analysis of ESD 
protection at different interfaces that is not achieved through standalone structures.  In addition, 
this work contains the first published results investigating the CDM robustness of the interface 
between two die in a stacked-die configuration.     
The first test chip provided an efficient method to examine failures between two power 
domains on a single-die through its specialized logic design.  The results confirmed the 
importance of ESD protection at this interface and demonstrated there are several options that 
will provide this protection.  Results also confirmed simulation predictions by showing which 
pin zaps induce the most stress at the cross-domain interface.  In terms of failures, the high 
dependence on the power and ground bus routing was shown. 
 The second test chip allowed failure locations to be identified in a stacked-die 
configuration.  This design, while different from the first test chip, still provided the functionality 
(after multiple failures started to occur) to identify the failure locations.  Not only were hard 
failures detected, but performance degradation was also measured.  The test chip proved the 
robustness of the die-to-die interface compared to external I/O and cross-domain interfaces.  It 
also showed the reduced failure rate of the cross-domain interfaces in relation to a single-die 
package.  These results will finally be used to confirm simulation predictions on failure 
locations.  
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 By expanding the traditional ESD analysis approach from small test structures to full-
chip designs, both test chips have been able to reproduce expected failure sites and provide 
insight into CDM-related failures in both SoC and SiP designs.  In addition, these types of 
designs may be used, expanded, or incorporated with other test chips in the future for further 
CDM analysis. 
 While both test chips were functional and provided insight into CDM failures, there is 
always room for additional research.  Both test chips were able to identify failure locations; 
however, they were not able to confirm the exact transistor damage that occurred.  This 
capability would be another important parameter to verify but would require more advanced 
analysis circuitry.  Another spot for additional work is the SiP test chip.  One test in the SiP test 
chip that was not performed is a die-to-die interface circuit without any ESD protection.  This 
test is of interest due to simulation predicting this circuit will fail at high current levels.  At the 
time, since these pads had to be bonded to each other, it was thought that some minimum 
protection was needed.  For SiP, other types of connections other than wire bonding may also be 
investigated.  Finally, there are small changes to the logic designs of both chips that were found 
to be desired after testing that would be recommended for any future test chips related to this 
research.   
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